FPGA/SoC configuration and DDR3 memory routing with fly-by topology and length matching. Peripherals
Power Distribution Network design, including VRMs, decoupling capacitors, and plane sizing. High-Speed Memory FPGA/SoC configuration and DDR3 memory routing with fly-by
Layer stack-up design, controlled impedance, and signal integrity (SI) basics. Power (PDN) FPGA/SoC configuration and DDR3 memory routing with fly-by